English  |  正體中文  |  简体中文  |  Items with full text/Total items : 21921/27947 (78%)
Visitors : 4197631      Online Users : 406
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://140.128.103.80:8080/handle/310901/1503


    Title: 0.18μm2GHz互補式金氧半射頻開關之研究設計
    Other Titles: Study on 0.18μm 2GHz CMOS RF Switch Circuit
    Authors: 劉中泰
    Liu, Chungn-Tai
    Contributors: 陳家豪
    Chen, Ja-Hao
    東海大學電機工程學系
    Keywords: 互補式金氧半;開關;射頻;微機電
    cmos;switch;rf;MEMS
    Date: 2009
    Issue Date: 2011-02-25T03:16:44Z (UTC)
    Abstract: 近年來矽半導體製程、電腦輔助設計軟體、以及電路設計技巧的進步,已讓數位與類比電路的整合度大大提高,反觀射頻電路預做整合的話,仍有許多困難要克服,目前有許多無法整合的高頻電路中,如射頻濾波器、功率放大器以及射頻開關等電路。其中射頻開關不能與系統整合的原因,主要是以插入損耗(insertion loss)過高以及功率承載(power handling)能力低,這些問題的產生主要是矽基板具導電性,造成訊號會從基板流失。本論文預使用TSMC 0.18μm 1P6M CMOS製程結合微機電後製程的使用將射頻開關整合入矽晶片。製作高Q電感,作阻抗匹配,降低插入損耗。其中利用微機電製程蝕刻電路中電感元件、傳輸線下方的矽基板使其懸空,減少電路的插入損耗,並利用ADS(Advanced Design System)_Momentum 模擬所設計的電路,可得知使用微機電製程蝕刻矽基板可以減少23.7%的插入損耗。而開關TX端經ADS模擬後功率承載(Pin-1dB)=27.390dBm、插入損耗(insertion loss)=0.538dB。
    In past years, silicon-base semiconductor process, computer-aided design tools, and circuit design skills have all made great progress, and it makes the high integration between digital and analog circuits. However, it is difficult to integrate with radio frequency (RF) circuits, such as RF filter, RF power amplifier, and RF switch. Among those RF circuits, the reasons of that RF switch could not be integrated in system are high insertion loss and low power handling. Those issues occur because the silicon substrate is conductance material inducing power loss. This workuse TSMC 0.18μm 1P6M CMOS process and Micro-electro-mechanical Systems (MEMS) post-process to integrate with RF switch on a silicon chip. MEMS post-process is used to etch bulk of the inductance device and transmission line to reduce insertion loss of the switch circuit. Using ADS(Advanced Design System)_Momentum to simulate switch circuit and the insertion loss would be reduced 23.7%. The TX node of the switch circuit use ADS_Momentum to simulate power handling P1dB=27.390dBm, insertion loss=0.538dB.
    Appears in Collections:[電機工程學系所] 碩士論文

    Files in This Item:

    File SizeFormat
    097THU00442002-001.PDF1029KbAdobe PDF5837View/Open


    All items in THUIR are protected by copyright, with all rights reserved.


    本網站之東海大學機構典藏數位內容,無償提供學術研究與公眾教育等公益性使用,惟仍請適度,合理使用本網站之內容,以尊重著作權人之權益。商業上之利用,則請先取得著作權人之授權。

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback