The efficient VLSI design of BI-CUBIC convolution interpolation for digital image processing

Tunghai University Institutional Repository > 工學院 > 資訊工程學系所 > 會議論文 > Item 310901/22769

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://140.128.103.80:8080/handle/310901/22769

题名:	The efficient VLSI design of BI-CUBIC convolution interpolation for digital image processing
作者:	Lin, C.-C.a , Sheu, M.-H.a , Chiang, H.-K.a, Liaw, C.b, Wu, Z.-C.
贡献者:	Department of Computer Science, Tunghai University
日期:	2008
上传时间:	2013-05-21T09:16:12Z (UTC)
出版者:	Seattle, WA; United States
摘要:	This paper presents an efficient VLSI design of bicubic convolution interpolation for digital image processing. The architecture of reducing the computational complexity of generating coefficients as well as decreasing number of memory access times is proposed. Our proposed method provides a simple hardware architecture design, low computation cost and is easy to implement. Based on our technique, the high-speed VLSI architecture has been successfully designed and implemented with TSMC 0.13?m standard cell library. The simulation results demonstrate that the high performance architecture of bi-cubic convolution interpolation at 279MHz with 30643 gates in a 498 x 498?m2 chip is able to process digital image scaling for HDTV in real-time. ?2008 IEEE.
關聯:	Proceedings - IEEE International Symposium on Circuits and Systems 2008, Article number4541459, Pages 480-483
显示于类别:	[資訊工程學系所] 會議論文

文件中的档案:

档案	大小	格式	浏览次数
index.html	0Kb	HTML	148	检视/开启

在THUIR中所有的数据项都受到原著作权保护.