Tunghai University Institutional Repository:Item 310901/22774
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 21921/27947 (78%)
Visitors : 4247805      Online Users : 397
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://140.128.103.80:8080/handle/310901/22774


    Title: Fast first-order polynomials convolution interpolation for real-time digital image reconstruction
    Authors: Lin, C.-C.a , Sheu, M.-H.b , Liaw, C.a , Chiang, H.-K.b
    Contributors: Department of Computer Science, Tunghai University
    Keywords: Convolution interpolation;image reconstruction;scaling;very-large-scale integration (VLSI)
    Date: 2010
    Issue Date: 2013-05-21T09:16:18Z (UTC)
    Abstract: This letter presents a high-performance architecture of a novel first-order polynomial convolution interpolation for digital image scaling. A better quality of interpolation is achieved by using higher order model that requires complex computations. The kernel of the proposed method is built up of first-order polynomials and approximates the ideal sinc-function in the interval [-2, 2]. The proposed architecture reduces the computational complexity of generating weighting coefficients and provides a simple hardware architecture design and low computation cost, and easily meets real-time requirements. The architecture is implemented on the Virtex-II FPGA, and the high-performance very-large-scale integration architecture has been successfully designed and implemented with the TSMC 0.13 μm standard cell library. The simulation results indicate that the interpolation quality of the proposed architecture is mostly better than cubic convolution interpolations, and is able to process varying-ratio image scaling for high-definition television in real-time. ? 2010 IEEE.
    Relation: IEEE Transactions on Circuits and Systems for Video Technology
    Volume 20, Issue 9, September 2010, Article number5523918, Pages 1260-1264
    Appears in Collections:[Department of Computer Science and Information ] Periodical Articles

    Files in This Item:

    File SizeFormat
    index.html0KbHTML229View/Open


    All items in THUIR are protected by copyright, with all rights reserved.


    本網站之東海大學機構典藏數位內容,無償提供學術研究與公眾教育等公益性使用,惟仍請適度,合理使用本網站之內容,以尊重著作權人之權益。商業上之利用,則請先取得著作權人之授權。

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback