Tunghai University Institutional Repository:Item 310901/22794
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 21921/27947 (78%)
Visitors : 4247083      Online Users : 441
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://140.128.103.80:8080/handle/310901/22794


    Title: High-performance very large scale integration architecture design for various-ratio image scaling
    Authors: Lin, C.-C.a , Sheu, M.-H.a, Chiang, H.-K.a, Liaw, C.b
    Contributors: Department of Computer Science, Tunghai University
    Date: 2008
    Issue Date: 2013-05-21T09:16:57Z (UTC)
    Abstract: This paper presents a low-cost and high-speed architecture of bicubic convolution interpolation for high-quality digital image scaling. This architecture reduces the computational complexity of generating weighting coefficients and number of memory access times. Furthermore, it attempts to minimize the error propagation that results from the fraction truncations when calculating pixel coordinates under fixed-point operations. Error propagation significantly diminishes the output image quality for hardware interpolation. In order to avoid the inaccuracy accumulation, a simple periodical compensation technique is presented to improve the average root-mean-square error significantly. From the perspective of hardware cost, the presented architecture has ∼50% saving compared to the latest bi-cubic hardware design work. Finally, this architecture has been successfully designed and implemented with Taiwan Semiconductor Manufacturing Company (TSMC) 0.13 /?m complimentary metal oxide semiconductor technology. The simulation results demonstrate that the high-performance architecture of bicubic convolution interpolation at 279 MHz with 30643 gates in a 498 X 498 pm chip is able to process various-ratio image scaling for full high-definition display device in real time. ?2008 SPIE and IS&T.
    Relation: Journal of Electronic Imaging
    Volume 17, Issue 4, 2008, Article number043010
    Appears in Collections:[資訊工程學系所] 期刊論文

    Files in This Item:

    File SizeFormat
    index.html0KbHTML261View/Open


    All items in THUIR are protected by copyright, with all rights reserved.


    本網站之東海大學機構典藏數位內容,無償提供學術研究與公眾教育等公益性使用,惟仍請適度,合理使用本網站之內容,以尊重著作權人之權益。商業上之利用,則請先取得著作權人之授權。

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback